INTRODUCTION
In computer systems, the most common numbering system that is followed is binary numbers. However there are computers that use decimal numbering system rather than binary number system. Such systems have found its importance in commercial, financial and internet based applications.
Although binary arithmetic is used in wide variety of applications there is always an assumption that decimal arithmetic is better for the financial applications. Recognizing the significance of decimal arithmetic, the specifications of decimal floating point arithmetic is added in the draft revision of IEEE P754 (http: //754 r.Ucbtest.org/drafts/754r.pdf). Moreover floating point numbers are represented with desired precision in decimal format rather than binary representations (Hayes 1998) . In spite of its high level of accuracy the decimal arithmetic is 100 to 1000 times slower than binary arithmetic (Cowlishaw 2010). These strengths and weakness have urged the hardware designers to add decimal and binary arithmetic unit in a single CPU. However the conversion between binary and decimal value needs an extensive converter specifically inbuilt within the CPU. These binary to decimal and vice versa converters produce enormous switching and thus dissipate huge unwanted dynamic power. In this context, reversible logics emerged as one of the promising technology which reduces energy dissipation due to no loss of information bits.
According to Landauer (1961) , the conventional combinational logic circuits dissipate energy at the rate of KTln2 joules for each bit of information lost, where K is the Boltzmann"s constant (1.38×10-23 J/K) and T is the absolute temperature at which the computations are performed. This dissipation has got greater impact on the life and speed of CMOS devices. As reversible logic gate is a k-input and k-output device (denoted k*k) where the number of inputs and outputs are equal. Each reversible gate can generate unique output pattern for each input vector and vice versa i.e., there is correlation between each of its input and output assignment. In this chapter an improved design of reversible binary to BCD converter suitable for low power binary/decimal CPU is proposed. A 7 bit binary to 8 bit BCD converter is considered and it is designed based on the methodology discussed.
BACKGROUND OF REVERSIBLE LOGIC GATES USED

IN THE PROPOSED DESIGN
The logic representation and operation of the reversible gates used in proposed arithmetic units are briefed as follows.
a) FG
A Feynman gate (Feynman 1986) is a 2*2 reversible gate also called Controlled NOT. The proposed design uses FG discussed in section 4.3.5 of chapter 4 for copying input or to invert it. 
b)BVF Gate
d) MPS Gate
The proposed MPS gate is a reversible 5*5 gate which is used for converting binary output to equivalent decimal. For binary outputs greater than 1001 (9), MPS gate adds correction constant 0110(6) to produce decimal 98 equivalent. The proposed design uses the MPS gate discussed section 3.4 of chapter 3. The novelty of this gate is that it does not use any constant input and produces zero garbage outputs.
e) BCDH Gate
The proposed BCDH gate shown in Figure 6 .1is a 4*4 reversible logic gate used to obtain the higher significant binary coded decimal digit from the higher significant binary bits. For example when the input to BCDH gate is 0100 (Higher significant binary bits) then the output obtained from this gate is 0110. The logic function representation of the gate is shown below: P = Σm (6, 7, 10, 11, 12, 13, 14, 15) Q = Σm (3, 4, 5, 9, 12, 13, 14, 15) R = Σm (2, 4, 5, 7, 8, 11, 14, 15) S = Σm (1, 2, 5, 6, 9, 11, 13, 15) BCDL is a 4*4 reversible gate used to derive the lower significant BCD digits from the higher significant binary bits and is depicted in Figure 6 .2. For a 0100 (Lower significant binary bits) input BCDL gate produces 0100 as the output. The logic function representation of the gate is as shown below: P = Σm (3, 5, 7, 11, 12, 13, 14, 15) Q = Σm (1, 4, 7, 9, 10, 13, 14, 15) R = Σm (1, 2, 5, 8, 10, 11, 14, 15) S = Σm (6, 8, 9, 10, 11, 12, 13, 15) Figure 6 .4. For the case of binary input P (P 6 P 5 P 4 P 3 P 2 P 1 P 0 ) to be converted to equivalent BCD, the architecture divides the input into two parts. The Lower Significant Bits (LSBs) P 3 P 2 P 1 P 0 are sent through the MPS gate for decimal overflow detection and to equivalent decimal conversion. For values greater than 1001(9) MPS gate adds a correction factor 0110.The Most Significant Bits (2010) design. This is due to splitting of input bits with higher weight into bits with smaller weights which needs more number of reversible BCD adders at the initial stage in Rajmohan et al (2010) design. Also note that the garbage outputs of the proposed design decreases (2010) design is shown in Figure 6 .6 and Figure 6 .7respectively.
For evaluating delay, the procedure that is used is as follows.
The number of gates in the longest logical path is considered as delay assuming all gates have equal delay. Based on the above methodology the delay of the proposed binary to BCD converter is found to be 11, which is 2 for no. of constant inputs and 100% for garbage outputs.
CONCLUSION
In this chapter, an improved design of reversible binary to BCD converter to be used in decimal multiplication has been proposed. In the proposed binary to BCD converter efficient reversible gates and reversible adder are used to generate decimal equivalent of binary input. Since the reversible gates used in the proposed design have tiny count, this tends to reduce the overall area of the converter design. In addition the reduced constant inputs and garbage outputs of the reversible gates used in the proposed design lead to considerable cost reduction in the final design.
Implementation results revealed that the gate count, constant inputs and garbage outputs show atleast 69.3%, 65.6% and 68.8% reductions compared to previous approach. Thus it can be assured that the proposed design is suitable for portable decimal processors and in building more complex computational structures.
